Device Attestation: Past, Present, and Future

Orlando Arias*, Fahim Rahman†, Mark Tehranipoor†, and Yier Jin†
*Department of Electrical and Computer Engineering, University of Central Florida
†Department of Electrical and Computer Engineering, University of Florida
oarias@knights.ucf.edu, fahim034@ufl.edu, tehranipoor@ece.ufl.edu, yier.jin@ece.ufl.edu

Abstract—In recent years we have seen a rise in popularity of networked devices. From traffic signals in a city’s busiest intersection and energy metering appliances, to internet-connected security cameras, these embedded devices have become entrenched in everyday life. As a consequence, a need to ensure secure and reliable operation of these devices has also risen. Device attestation is a promising solution to the operational demands of embedded devices, especially those widely used in Internet of Things and Cyber-Physical System.

In this paper, we summarize the basics of device attestation. We then present a summary of attestation approaches by classifying them based on their functionality and reliability guarantees they provide to networked devices. Lastly, we discuss the limitations and potential issues current mechanisms exhibit and propose new research directions.

I. INTRODUCTION

Under the umbrella terms of Internet of Things (IoT) and Cyber-Physical Systems (CPS), millions of low power devices have become entrenched in our lives. Reports state that currently 15 billion IoT devices are currently deployed [1], and deployment is expected to reach 50 billion by the year 2020 [2]. The number of CPS has also risen, with the advent of the smart grid [3], [4] and autonomous vehicles [5].

This massive deployment of devices has led to significant security concerns. Various attacks have shown weaknesses in IoT and CPS infrastructure, with a swarm of light bulbs potentially leaving a city in darkness [6], rogue devices attacking infrastructure [7], to attacks in critical infrastructure [8], [9].

Device attestation has risen as a promising solution to the security demands of embedded devices. In this paper, we discuss the requirements of an attestation scheme, as well as classify attestation schemes by their functionality and coverage. We then summarize representative device attestation approaches in the different categories. We present a discussion of the approaches as well as possible pitfalls and limitations that we have encountered in our survey of the literature.

The remainder of this paper is structured as follows: we present background concepts in device attestation in Section II. We then introduce different attestation approaches in Section III. A comparative discussion and future directions of research are discussed in Section IV. Lastly, we draw concluding remarks in Section V.

II. ATTESTATION BACKGROUND

A. Common Terminology

Throughout this paper, we employ the symbols and terminology shown in Table I.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>The verifier in an attestation mechanism</td>
</tr>
<tr>
<td>P</td>
<td>The prover in an attestation mechanism</td>
</tr>
<tr>
<td>M</td>
<td>A measure computed by a prover</td>
</tr>
<tr>
<td>S</td>
<td>A particular state in the device being attested</td>
</tr>
</tbody>
</table>

B. Problem Definition

In its most basic form, device attestation is defined as making a claim about the properties of a target [10]. Two mutually exclusive parties are involved in an attestation scheme: a verifier V, and a prover P. Attestation is performed using a challenge-response mechanism upon V’s requests. During the servicing of an attestation request P does a measure M of the device. V receives M and then determines whether or not M represents a valid device state.

Formally, let A represent the set of possible responses from V. Since V replies with a yes or no answer

\[ A = \{0, 1\}, \]

where 1 represents the device attested successfully, and 0 represents an attestation failure. Let \( \bar{M} \) be the set of measures returned by P. The operation of V is then given by the mapping of \( \bar{M} \) into A, that is

\[ V_{k,n} : \bar{M} \rightarrow A. \]

P generates M by performing a computation over the state S of the device. S can be any identifiable quality of the device, such as the code it runs, the contents of its memory, or the an intrinsic characteristic of the system on chip it utilizes. We allow S to represent the set of possible S for the device, which may include illegal ones. Then, P performs the operation

\[ P_{k,n} : S \rightarrow \bar{M}. \]

We also say that \( M \in \bar{M} \) is the result of a measure performed by P. Then, the device is operational if and only if

\[ \forall S \in S, M = P_{k,n}(S) \in \bar{M}, V_{k,n}(M) = 1. \]

Conversely, a device is deemed compromised if

\[ \exists S \in S, M = P_{k,n}(S) \in \bar{M}, V_{k,n}(M) = 0. \]
C. Scheme Requirements

For the results of Equation (4) to be valid a few considerations about the attestation scheme need to be in place.

Trustworthiness of $\mathcal{P}$. Since the $\mathcal{P}$ is in charge of collecting measures on the device, it must be devised in such way that it is tamper resistant. That is, $\mathcal{P}$ must be provably trustworthy. Trustworthiness of $\mathcal{P}$ may be established by means of a root of trust [11], [12], [13]: isolation [14], [15] by adding it as an intrinsic part of the platform [16]; or by utilizing properties intrinsic to hardware, such as the effect of process variations [17], [18].

The secret can be a preshared key or negotiated session key $k$. In this instance, standard key management procedures must be followed.

D. Types of Attestation

Device attestation may take many forms. We first define two methods $\mathcal{P}$ may utilize to collect $\mathcal{S}$. We say an attestation approach is static if $\mathcal{P}$ halts normal device operation to collect state information about the device. Likewise, we say an attestation approach is dynamic if $\mathcal{P}$ collects state information about the device without interrupting normal operation.

Attestation may also be local or remote. In a local attestation setting, both $\mathcal{V}$ and $\mathcal{P}$ reside within the device. In the event of an attestation failure $\mathcal{V}$ must take action a reporting action to record the failure and possibly set the device into a known stable failsafe mode. Under a remote attestation setting, $\mathcal{V}$ is a far away trusted entity which sends attestation requests to $\mathcal{P}$. In this case, requests and responses must be authenticated and properly secured from tampering.

We further categorize attestation approaches based on the portion of the device which is measured by $\mathcal{P}$.

Software Attestation. In a software attestation model, $\mathcal{P}$ checks the functionality of the code in the device. Here, $\mathcal{S}$ may consist of code segments on the device, control-flow metadata, and the contents of RAM. $\mathcal{P}$ computes $\mathcal{M}$ based on this type of state data, for example by using a cryptographic hash function, then sends $\mathcal{M}$ to $\mathcal{V}$.

Swarm Attestation. A swarm attestation model concentrates on checking the trustworthiness and proper functionality of multiple interconnected devices. In a swarm, devices may not have the same hardware and software configuration. Devices that are part of a swarm are only able to communicate with their direct neighbors. The protocol used for swarm attestation must be designed so that a compromised device in the swarm does not tamper with any measure performed in the system. Each device in the swarm may contain its own $\mathcal{V}$ and $\mathcal{P}$. $\mathcal{P}$ collects $\mathcal{S}$, computes $\mathcal{M}$, which then sends to $\mathcal{V}$ in a neighboring node to complete the attestation request.

Hardware Attestation. Hardware attestation techniques center on validating the authenticity and trustworthiness of the underlying hardware. This may be printed circuit boards, system on chips, on-board sensors, or communication channels. Hardware attestation schemes require a robust design in $\mathcal{P}$, often utilizing intrinsic hardware properties such as physical unclonable functions [17], [18], to compute $\mathcal{M}$.

III. Notable Approaches

A. Attacker Capabilities

Before presenting a summary of previously proposed approaches, we summarize the objectives and capabilities of an attacker. Attestation assumes an attacker wishes to compromise a device to alter its functionality. For example, an attacker may wish to change the values reported by a current meter to underpay for energy utilization; or an attacker may wish to tamper with a network of connected traffic lights to cause
infrastructure damage. An attacker may choose to follow one or many of the following avenues:

**Change the Software.** The attacker may change the code being run by the device with malicious code. This can be performed by injecting new code into the device [24], [25], overwriting existing code through open programming interfaces [26] or a vulnerable firmware update process [27], or glitching the memory bus to change fetched data [16].

**Alter Software Behavior.** The attacker may alter the behavior of the software run by means such as code-reuse attacks [28], [29], [30], [31]. This only requires the corruption control-flow information through memory errors to execute arbitrary sequences of code. This attack methodology is meant to bypass attestation approaches that only check code memory.

**Tamper With Communications.** The attacker may also attempt to tamper with the communications between devices in a swarm, or between \( \mathcal{P} \) and a remote \( \mathcal{V} \). Tampering may consist of inserting messages, removing messages, or changing the contents of messages sent between devices or \( \mathcal{P} \) and \( \mathcal{V} \). The attacker’s objective is to imitate or leak secrets from a swarm to conceal a compromised device.

**Compromising the Hardware Root of Trust.** Hardware attacks use semi-invasive and invasive techniques, such as probing the device’s circuit board to expose backdoors. To facilitate the process, an attacker may be an insider in a fabrication house where a counterfeit printed circuit board is used to manufacture the device allowing for the extraction of cryptographic secrets. Attackers with physical access to the device may extract secrets held in non-volatile memories to facilitate the intrusion into larger systems or to steal the device’s unique identity in order to launch different types of attacks against the system, e.g., relay and replay attacks [32].

**B. Software Attestation**

Samsung introduced KNOX in 2013 for some of their Android-based devices as an enterprise grade security solution [19]. KNOX builds upon an ARM TrustZone [33] environment while adding new features to an ARM-based SoC. KNOX-enabled devices provide a root of trust as part of the secure world software, as well as operating system safeguards and verification mechanisms to ensure a safe execution environment. Prior to launching security critical tasks, such as enterprise applications, the KNOX \( \mathcal{P} \) reads software configuration as \( S \) and computes a signature as \( M \), \( \mathcal{V} \) deems some variations from the original configuration as a compromise. Security sensitive data, held in KNOX Containers, is only accessible if the security of the device is not deemed as compromised. For example, in the event the boot chain of the device is found to have been tampered with, an e-fuse internal to the SoC is blown branding the unit as untrusted. From this point KNOX Containers can no longer be created and any secured data becomes inaccessible.

Eldefrawy et al propose a small root of trust for embedded devices in SMART [14], providing a static remote attestation solution. It incorporates \( \mathcal{P} \) into a small on-chip ROM. \( \mathcal{P} \) utilizes a range of the device’s application code as \( S \) and computes a HMAC [34] over it as \( M \). The hash is sent to a remote \( \mathcal{V} \) to affirm its correctness. A preshared attestation key is stored in the device and gated so that only ROM code is capable of accessing it. To ensure that no leakage occurs, a safe memory erasure is performed every time the device reboots and whenever the ROM code finishes executing. Further precautions are taken to avoid indirect leakage by controlling code execution within the ROM. ROM code is only allowed to be executed from a fixed entry point to a fixed return point as to ensure that no code-reuse attacks attempt to leak the secret key.

In SMART, when \( \mathcal{P} \) receives an attestation request from the remote \( \mathcal{V} \), \( \mathcal{P} \) suspends the currently running task and hashes the requested portion of code memory. SMART was implemented and tested in an OpenMSP430 [35] core, with a reported 9.2% area overhead. HMAC computation was reported to range from 48 ms to 287 ms on a block size ranging from 32 B to 1 kB when run at a clock frequency of 8 MHz.

Abera et al demonstrated in [15] that it is insufficient to use only device code as \( S \) in order to compute \( M \). Code-reuse attacks are able to bypass attestation mechanisms that use this type of system. As a result, they proposed Control-Flow Attestation (C-FLAT) [15]. C-FLAT is a remote attestation mechanism that statically aggregates the execution path of a running program, including branches and function returns. In this approach, \( \mathcal{P} \) collects control-flow information as \( S \) and hashes it to compute \( M \). On an attestation request, \( \mathcal{V} \) receives the hashed control-flow information and computes the

### Table II

<table>
<thead>
<tr>
<th>Approach</th>
<th>Type</th>
<th>Local</th>
<th>Remote</th>
<th>Software</th>
<th>Swarm</th>
<th>Board</th>
<th>SoC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Samsung Group, KNOX [19]</td>
<td>Static</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Eldefrawy et al, SMART [14]</td>
<td>Static</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Abera et al, Control-Flow Attestation (C-FLAT) [15]</td>
<td>Dynamic</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Zeitouni et al, ATRIUM [16]</td>
<td>Static</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Asokan et al, Scalable Embedded Attestation (SEDA) [20]</td>
<td>Static</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Ibrahim et al, DARPA [21]</td>
<td>Static</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Suh et al, PUF for Device Authentication and Secret Key Gen. [22]</td>
<td>Static</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
<tr>
<td>Wei et al, BoardPUF [23]</td>
<td>Static</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
<td>●</td>
</tr>
</tbody>
</table>
expected \( M \) on its end. The device is said to attest correctly if both \( M \) match.

C-FLAT was implemented and tested in a Raspberry Pi 3 single board computer. Code is instrumented so that control-flow instructions target a trampoline section which belongs to a runtime tracer. The trampolines allow software to transition to a BLAKE2 [36] Measurement Engine which resides in a TrustZone environment. The Measurement Engine is part of \( P \) and is responsible for hashing control-flow. When \( V \) sends an attestation request to the device \( P \) replies with the collected information. The authors report that as the number of control-flow events increase, overhead increases linearly. When testing against dedicated functions in Open Syringe Pump a relatively large overhead 72% to 80% was reported. The authors further caution that a limiting factor in their target application is that of external sensors and actuators. Thus, the perceived overhead may be reduced to a mere 0.03% to 0.13%.

Zeitouni et al showed how a series of Time of Check Time of Use (TOCTOU) attacks in previous static attestation schemes that can compromise the way \( S \) is collected, and consequently manipulate the results of \( P \) computing \( M \). The authors then proposed ATRIUM as a solution in [16]. ATRIUM is a dynamic remote attestation mechanism that borrows concepts from C-FLAT [15] and SMART [14], in that it utilizes control-flow and code that is executed is as \( S \). However, unlike C-FLAT and SMART, ATRIUM adds an instruction filter as an extension to the execution stage of a pipelined processor. All executed instructions are collected in an instruction buffer. The instruction filter checks if the currently executing instruction is a control-flow instruction and sends a signal to a loop encoder. Loop information as well as function call information is kept as states in the ATRIUM core.

When a full basic block is executed, the collected instructions are hashed using a hardware BLAKE2b implementation and the results are stored in a dedicated memory. If the instruction buffer fills while instruction hashing is taking place, a signal is sent to the CPU to halt execution until hashing has completed. The ATRIUM core is what allows \( P \) to dynamically collect \( S \) to compute \( M \). When an attestation request arrives the stored hashes are sent as a response to the remote \( V \) for checking. Attestation concludes in a fashion similar to C-FLAT.

A RISC-V PULPino core [37] was extended to include ATRIUM. The modified core was synthesized and tested targeting a Virtex-7 XC7Z020 FPGA with minimal hardware overhead. Under the configured conditions, the authors report a total resource utilization of 15% of the total slice registers, 20% of slice LUTs, and 18 kbit of BRAM. Performance overhead ranged from 1.7% to 22.69%, depending on the amount and frequency of control-flow instructions in the tested algorithm.

C. Swarm Attestation

Asokan et al propose SEDA to attest a swarm of devices in [20]. The SEDA protocol has two phases, an off-line device initialization and registration phase, and an online device attestation and swarm attestation phase. During the off-line phase each device in the swarm is initialized by a trusted operator and given a signing key pair alongside an identity certificate. The device is then registered into the swarm, executing the join action of the SEDA protocol. This produces a handshake between the device and its neighbors, where it learns and verifies the public parameters of the neighbors. Furthermore, an attestation key is established during the join operation between the device and its neighbors in the swarm. During the online phase, devices can request attestation from its neighbors using an attdev request. The key generated during the off-line phase is used to attest the neighboring nodes. Swarm attestation starts with \( V \) sending an attestation request attest to a random device in the swarm. This device becomes the initiator of the swarm attestation. By recursively sending attdev messages to neighboring devices, a spanning tree is built, with devices that have not received the message being added. Eventually, \( V \) receives a reply containing the results of the swarm attestation.

SEDA was tested with a SMART-based [14] and TrustLite-based [13] implementations. The protocol is disjoint from the details regarding \( P \) and the state information it uses to compute \( M \). The protocol was evaluated using computational cost, communication cost, memory cost, runtime cost, and energy cost as metrics under a simulation using up to \( 10^6 \) devices using different spanning tree configurations. Performance was shown to fluctuate depending on the number of devices in the network and the number of child nodes in the spanning tree. Energy consumption was shown to increase linearly with respect to the number of neighboring devices, and to be evenly distributed by all members of the swarm. Only the initiator exhibits higher energy consumption due to the extra number of computations it must perform, however the authors state that this energy cost can be amortized throughout the swarm by choosing a different initiator on every swarm attestation request.

DARPA [21] is a lightweight collective attestation protocol aimed at defending unattended networks of embedded systems from physical attacks. The types of physical attacks considered are focused upon those that require disabling or disconnecting the device from the network. In considering such an adversary, DARPA leverages the non-negligible time required during disconnection to identify a devices absence using a heartbeat. The heartbeat identifies a device in the network uniquely, and is intermittently probed at regular intervals by its immediate neighbors to detect liveness. If at any time a device heartbeat fails to be detected, then the offending device can be considered compromised and appropriately quarantined.

D. Hardware Attestation

Suh et al propose utilizing a physical unclonable function (PUF) to authenticate integrated circuits and generate cryptographic keys in [22]. A PUF is a hardware function which utilizes process variations\(^1\) as a source of entropy.

\(^1\)Process variations are uncontrollable and unavoidable variations in the manufacturing process of integrated circuits which add irregularities to the dimensions of transistors.
to generate random numbers based on a challenge-response setup [17], [18]. Because the operation of a PUF is subject to environmental factors, the authors add an error correction mechanism to ensure reliability on response (key) generation. Chip attestation works as follows: $V$ applies a challenge (attestation request) to the chip, $P$ utilizes the PUF circuit as $S$ to compute $M$. $V$ uses a previously populated challenge-response database to finish the attestation request. Authors discuss that the proposed method has a $2.1 \times 10^{-21}$ misidentifying identifying integrated circuits, and a probability of less than $5 \times 10^{-11}$ at failing to identify the integrated circuit. Although the authors claim that the method can be used in very low power environments, such as RFID, no metrics are provided regarding energy consumption. Also, no formal protocol description is provided.

Wei et al propose BoardPUF in [23]. BoardPUF provides an attestation mechanism for circuit boards using capacitance variations during the manufacturing process. The approach has two components, a source of variations fabricated on the board, and a chip to perform measurement and authentication. The variation units are designed as capacitor structures in the internal layers of the circuit board. Protecting them from noise sources are uninterrupted ground planes in the outer layers of the circuit board. Burr edges resulting from the chemical etching process of the boards, as well as the misalignment of layers while laminating, and changes in the thickness of boards are used as variations that alter the capacitance of the structures on the board. The chip component of the mechanism serves as $P$, capturing $S$ as a series of frequencies generated by an oscillator circuit using the on-board capacitances. $M$ is computed by utilizing the captured frequencies as clock sources for sequential logic. The final logic state is error corrected and used by $V$ to determine the authenticity of the board.

The proposed mechanism was manufactured and tested under different environmental conditions. Authors report a variation between 130 kHz to 158 kHz in the measured frequencies. Results claim that boards are incorrectly rejected with a ratio of $5.89 \times 10^{-6}$, and incorrectly accepted with a ratio of $3.01 \times 10^{-11}$. However, no discussions on board area overhead and power are given.

IV. DISCUSSION AND FUTURE DIRECTIONS

Throughout the literature, we have seen a race with constantly increasing stakes between attacks and defenses. As attackers use more sophisticated methods to tamper with devices, attestation defenses have become more complex. We argue that a successful device attestation scheme must not only meet the requirements stated in Section II, they must also meet a deployability criteria. Attestation defenses should be readily implementable by vendors wishing to add security to their devices. Furthermore, attestation defenses should concern themselves with the power, memory, and computational constrains of embedded devices.

For example, SMART [14] and ATRIUM [16] require the processor to be modified in invasive ways. This is impossible for device manufacturers under the current Intellectual Property licensing model used in industry, or limited to a select few such as the case of Samsung KNOX [19]. This limits the deployment of any proposed security mechanism. Although the implementation in C-FLAT [15] requires no hardware modifications it was shown to be vulnerable attack [16], which makes it undesirable as a security solution.

Of the discussed approaches, we note that static attestation approaches (those where $P$ interrupts device operation) may be detrimental to timing sensitive systems, where a small delay can result in the stability of the system being lost. Furthermore, Zeitouni et al demonstrated in [16] that the switch to a $P$ results in a timing channel that can be exploited by an attacker to give $P$ a false $S$. Our survey points to dynamic approaches result in more accurate collection of $S$ by $P$ to compute $M$. Dynamic data collection also results in reduced performance overhead during execution. As such, we argue that future attestation mechanisms should be dynamic in nature.

We also note the difference in the way performance overhead is reported. SMART [14] reports the latency in execution caused by the HMAC function, whereas C-FLAT [15] reports overhead in partially instrumented code in a particular application (Open Syringe Pump [38]). We find that computational overhead is a function of any instrumentation required by $P$, any delays introduced by $P$ including its cryptographic requirements, and any delays caused by hardware modifications, such as in the case with ATRIUM [16]. Furthermore, of the discussed approaches, only SEDA [20] reports energy measurements. This is an important aspect for power-constrained devices, as it directly affects the field life of the units. Much like computing performance can be tested with a set of industry standard benchmarks such as SPEC CPUINT2006 [39], a common embedded test suite should be used to test performance and energy requirements of proposed device attestation solutions. The test suite should consist of representative applications in IoT and CPS devices. For example, Open Syringe Pump [38] and OpenPLC [40] can serve as baselines for testing new attestation methods for CPS, while demonstration programs targeting sensor boards can be used as a baseline for IoT devices. We urge researchers in this area to take this as a consideration when presenting new attestation solutions.

Hardware attestation approaches are limited by area overhead and energy needs of the device solution. PUF based approaches like the ones presented suffer from accuracy issues and thus need extra circuitry to correct errors, adding to area and power overhead. Also, PUF-based security mechanism present scalability issues. As the number of devices increases, the number of challenge-response pairs that must be evaluated during factory time increase as well, elevating manufacturing the cost. Further research in this area should address these limitations. Furthermore, we argue that these approaches should report area and energy metrics as to facilitate comparison and view applicability.
In this paper, we provided a formal framework for device attestation as well as discussed the requirements of an attestation mechanism from the view of the prover. We presented a classification of attestation mechanisms and provided an overview of previous work in the area. We also discussed limitations of previous work and proposed potential directions for future research.

ACKNOWLEDGEMENTS

This work is partially supported by National Science Foundation (DGE-1802701), Semiconductor Research Corporation (2016-TS-2724), Florida Center for Cybersecurity (FC2), and Cisco. Mr. Orlando Arias is also supported by the National Science Foundation Graduate Research Fellowship Program under Grant No. 1144246.

REFERENCES


